Hardware / FPGA Project
Hybrid Cryptographic Implementation on FPGA
A hardware-based cryptographic processor on Xilinx Basys 3 FPGA that combines Caesar cipher and 4×4 columnar transposition using Verilog, C, and Tcl with a structural ALU design. Demonstrates custom digital system design from scratch.




